|
(2008-11-18)
| ***** |
|
|
|
|
ASIC Validation pathmill transistor level circuit design ASIC Validation EngineerASIC Validation Engineer for a new position with our client in Portland, OR. This is a 6+ month... probing ASIC on a 45 nm process. This is for an engineer with at least 3 years of relevant experience. HOTJOB
|
|
(2008-11-18)
| ***** |
|
|
|
|
ASIC Design Engineer - ASIC, FPGA, VHDL - Cambridge Contract ASIC, FPGA, RTL and VHDL experience required for a contract in the South East. My Cambridgeshire... working within the wireless domain. You will posess: - Strong ASIC Design Expertise JOBSERVE
|
|
(2008-11-18)
| ***** |
|
|
|
|
These positions are for future needs. These need to be true ASIC designers that know how to work in Verilog (preferred) or VHDL. They need to be strong ASIC designers that can design for FPGAs. Those that have only ever designed FPGAs using software will not meet the needs and will be rejected. TRI-STAR SEARCH LLC
|
|
(2008-11-18)
| ***** |
|
|
|
|
ASIC design of disk formatter of HDC IP block. Performing RTL coding, netlist synthesis and timing check. Also responsible for HDC verification and new generation architecture definfition. Provide HDC Technical support to assist customer development. MARVELL
|
|
(2008-11-18)
| ***** |
|
|
|
|
Work on the top level of an SoC design. Participate in the integration of multiple IP s, the definition of pin out, testability, and synthesis requirements. Leverage the latest tools to develop floor plans. Analyze deep sub-micron timing using latest techniques to account for cross-talk and the effects MARVELL
|
|
(2008-11-18)
| ***** |
|
|
|
|
Must be familiar with ? DFT Methodologies: Scan, Transition-Defect Fault, BIST and JTAG ? Synopsys or Mentor DFT tools: DFT Compiler, DFTMax/TetraMax (TKompress/Fastscan) ? Synopsys Static Timing tools: PrimeTime Experienced with high speed serial interface like Serial ATA, Serial Attached SCSI MARVELL
|
|
(2008-11-18)
| ***** |
|
|
|
|
objectives of our high-profile clients, including Smith Optics, Everlast, Taylor-Made Adidas Golf, Asics ALLSTARJOBS
|
|
(2008-11-18)
| ***** |
|
|
|
|
objectives of our high-profile clients, including Smith Optics, Everlast, Taylor-Made Adidas Golf, Asics ALLSTARJOBS
|
|
(2008-11-18)
| ***** |
|
|
|
|
objectives of our high-profile clients, including Smith Optics, Everlast, Taylor-Made Adidas Golf, Asics ALLSTARJOBS
|
|
(2008-11-18)
| ***** |
|
|
|
|
We are looking for highly skilled application engineers that have worked with HDL based design of integrated circuits using Verilog, VHDL, and SystemVerilog. Prior experience with leading EDA industry simulation, synthesis, or formal tools and methods is required, as is experience in working with the HOTJOB
|
|
|